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ABSTRACT 
 
A timer module for an 8051 Microcontroller is designed from the ground up.  It 
could potentially be integrated into a larger 8051 for use in lunar and Martian missions.  
It follows through a synchronous digital design flow from HDL code through layout 
verification.  The timer shows functionality at 100MHz with some minor glitches. 
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1.  INTRODUCTION 
1.1 8051 Microcontroller 
The 8051 Microcontroller has been an extremely influential microcontroller.  It 
has been dubbed “one of the most enduring chip architectures in the history of 
semiconductors, and a staple of embedded design” [1].  This makes the 8051 the perfect 
starting point for digital designers entering new environments.  At the same time, SiGe 
BiCMOS processes are showing promise in extreme environments[2].  NASA will soon 
be sending new missions to the moon and mars.  Electronics on these mission will need 
the advantages of a SiGe BiCMOS process and the functionality of a proven 
microcontroller.  This project will aim to take a step towards those needs. 
1.2 Objective 
The main goal of this project was the design and verification of a timer module 
for an 8051 microcontroller.  It was designed with Verilog® HDL and put through a 
synchronous digital design flow.  The final goal was the creation of a gds2 file ready for 
manufacture or placement with a 8051 microcontroller. 
1.3 Potential Impact 
There is currently research in the same semiconductor process building an 
asynchronous 8051 microcontroller.  This module could potentially be retrofitted to work 
inside that microcontroller.  If realized, it is highly likely that this design could be a part 
of future NASA lunar and Martian missions.  This module could work in conjunction 
with others’ current work. 
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2.  MODULE DESCRIPTION 
2.1 8051 Timer/Counter Module 
The 8051 has two separate 16-bit timer/counters: Timer 0 and Timer 1.  Each 
timer consists of two 8-bit registers, TLn and THn.  In timing operation, both timers 
increment at one-twelfth of the oscillator frequency.  When used as counters, they 
increment at a rising edge signal from an external pin.  The external pin designated for 
Timer 0 is T0, while the external pin for Timer 1 is T1.  The bit C/~T chooses between 
timing and counting functionality. For Timer 0 and Timer 1 these bits are located in the 
Timer/Counter Mode Control (TMOD) Register, bits 2 and 6 respectively. 
2.2 Mode Operation 
Each timer/counter has four modes of operation. These modes are selected by 
placing the binary equivalent of the mode into TMOD bits 0 and 1 for Timer 0 and 
TMOD bits 4 and 5 for Timer 1. For example, writing ox42 (0100 0010) to TMOD would 
place Timer 0 in mode 2 and Timer 1 in mode 0. 
2.2.1 Mode 0 
In mode 0, both timer/counters act as 13-bit registers.  All bits of the THn 
registers are used, while only the bottom 5-bits of the TLn registers are used. When the 
registers of one of the timers roll over from all 1’s to all 0’s, the Timer Interrupt Flag is 
set. For Timer 0, the flag is bit 5, TF0, in the Timer/Counter Control Register (TCON), 
while for Timer 1, the flag is bit 7, TF1, in TCON. 
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For Timer 0, to enable counting or timing TR0 (TCON bit 4) must be set and 
either GATE0 (TMOD bit 3) must be clear or ~INT0 (external pin) must be set.  The 
setup is very similar for Timer 1; TR0, GATE, and ~INT0 are replaced with TR1 (TCON 
bit 6), GATE1 (TMOD bit 3), and ~INT1 respectively. This set of control bits is true for 
most modes. 
2.2.2 Mode 1 
In mode 1, instead of only 13 bits being utilized, all 16 bits are used.  TRn is still 
set after an all 1’s to all 0’s transition, and the controls work the same as mode 0 as well. 
2.2.3 Mode 2 
Mode 2 can be thought of as a countdown timer or counter.  For both timers, THn 
holds it value and TLn increments.  When TLn rolls over, instead of going to 0’s, it takes 
the value of THn.  The value of THn does not change.  The flag, TFn, is set when TLn 
rolls over. 
2.2.4 Mode 3 
Mode 3 is unique for each timer/counter.  In mode 3, Timer 1 holds its value, 
while Timer 0 splits into two timers.  TL0 retains the normal controls for Timer 0, while 
TH0 is controlled by TR1, Timer 1’s run bit.  However, TH0 cannot use Timer 1’s 
external pin in this mode, so it is held in timing mode.  TF0 is set when TL0 rolls over 
and TF1 is set when TH0 rolls over. 
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3.  DESIGN FLOW 
3.1 Verilog Design Entry and Functional Simulation 
The Verilog code was written and functionally simulated in Quartus® II by 
Altera®.  Quartus had a built-in Verilog integrated development environment.  The 
Verilog file was written and debugged in that environment. 
A functional simulation netlist was extracted from the code using the Simulator 
Tool.  A graphical waveform editor assisted in the creation of a file that could be used to 
test the entire functionality of the timer module.  The simulator tool and the waveform 
were then used to make a quick thorough functional simulation of the module.  
3.2 Verilog Synthesis 
The Verilog code was synthesized in Design Compiler® by Synopsys®. It was 
read into Design Vision®, and then Design Vision using the database files in the 
SiGe5am design kit as a reference compiled the code into gates.  The digital library used 
for referencing was rfd_5am.  Lastly, the synthesized design was exported as structural 
Verilog code. 
3.3 Schematic Import and Simulation 
Synthesized code was imported into Cadence® Virtuoso® as a transistor level 
schematic and simulated using UltraSim.  The rfd_5am library was again used as the 
reference library so that Cadence could recognize the parts being used in the synthesized 
Verilog code.  Because these parts have vdd, vss, and subd ports, the ports lists had to be 
appended to include those ports. 
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Once the Verilog schematic had been imported, a config view was made.  The 
config view told the simulator which view to simulate.  This became most important 
when there was both a schematic and layout view.  After setting the config view to point 
at the schematic, simulation began.   
3.4 Place and Route 
Place and Route was completed using Cadence Silicon Ensemble® (SE).  First, 
SE required three LEF files, a Verilog description of referenced library parts, and the 
synthesized Verilog code.  They had to be imported in a certain order: 
1. tech5am4lm.lef 
2. io5am4lm.lef 
3. stdcells5am.lef 
4. rf5amx.v 
5. Synthesized Verilog Code 
The lef and reference Verilog files were supplied in the process directory.   
After the project setup, a series of macros were run to complete the layout then 
export it as a gds2 file. First, the floorplan was initialized. During this, row usage, row 
spacing, I/O to core spacing, aspect ratio, etc. could be adjusted.  Once the desired 
parameters were chosen the rows were placed.  Next, the I/O’s were randomly placed into 
an evenly spaced arrangement around the edge of the layout.  Then, cells were placed in 
the rows according to given options.  They could be optimized for speed, power, and/or 
other parameters.  Afterwards, power rings were positioned surrounding the layout.  This 
allowed easy connection to power and ground for each row.  The program was then 
commanded to connect the rings to the cells.  For the remaining connections, WRoute 
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was used.  To finish the layout, geometry and connectivity were verified.  To export the 
gds2 file, SE followed a map file that declared the numbers for metal and via layers.  SE 
was used to complete and export the layout. 
3.5 Layout Import, Check and Simulation 
The layout was imported into Cadence, checked with Assura®, and simulated 
again with UltraSim.  The IBM_PDK GDS2 Translation was used as the conduit to 
import gds2 files.  Checks were run from the Virtuoso® Layout Editing window using 
IBM_PDK Assura tools.  First, Design Rule Checking (DRC) was completed.  Next, 
Layout Versus Schematic (LVS) comparison was approved.  LVS was with the schematic 
that was imported earlier from the synthesized Verilog.  The same UltraSim simulations 
were run again using the extracted layout instead of the schematic.  Cadence was used to 
finish the design flow. 
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4.  PROCESS RESULTS 
4.1 IntelTimer.v 
The code was broken up into hierarchal blocks (the complete code is listed in 
Appendix A).  The highest was IntelTimer; it contained instances of the smaller 
specialized blocks.  The first of these was a one-twelfth clock divider, Clkdivr.  The 
purpose of this device was two divide the clock from the oscillator into machine cycles, 
which decide internal incrementing for the Timer Module.  Next, was the control 
circuitry for Timer 0, Control0.  This block gave Timer 0’s registers the signal to 
increment.  Control1 did the same for Timer 1.  Register1 held the registers for Timer 1.  
It contained all the logic for what to do when a rising edge clock is received.  Register0 
did the same for Timer 0.  Timer 1 Int contained additional logic to control the TF1 
interrupt flag.  Because this flag could come from either set of register given a certain set 
of circumstances, a block outside of both registers was needed.  Last were the Ext 
Interrupt blocks.  These blocks controlled IE0 and IE1.  Some tough logic had to be used 
to differentiate a falling edge and a low level input.  
IntelTimer.v was thoroughly functionally simulated in Quartus and all 
functionality was confirmed.  An exhaustive simulation can be found in Appendix B. 
4.2 SynthIntelTimer.v 
Design Compiler created SynthIntelTimer.v. It is IntelTimer.v implemented with 
devices from the SiGe5am rfd_5am library.  It used the normal set of database files: 
ibm5amx_norm3V25C.db and ibm5amx_norm3V25C.lib.  Other files existed, but these 
were chosen for mid-range speed at mid-range power consumption. 
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4.3 IntelTimer Schematic and Simulations 
The IntelTimer schematic was created and simulated in Cadence Virtuoso. 
4.3.1 IntelTimer Schematic 
SynthIntelTimer.v became SynthIntelTimerWVddVss.v, because of the additional 
ports needed to be compatible with the rfd_5am library.  It was imported successfully.  
One problem that had to be overcame was that in the synthesized code there was a node 
connected to “1’b0” which signified a 0.  During import, Cadence did not recognize this 
as a connection to Vss, so edits were made to SynthIntelTimerWVddVss.v.  Below is a 
picture of the top level of the schematic. 
 
Figure 1: IntelTimer Schematic 
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4.3.2 Simulation Settings and Environment 
The schematic was simulated using UltraSim.  UltraSim was chosen because it is 
a mixed-signal simulator that would be better suited to digital devices.  Unfortunately, 
upon testing of simulation times, it became clear that the fastest mode to simulate in was 
Analog Mixed-Rate (amr).  This was an indication that possibly the models used were 
optimized for analog simulation.   
An ultrasim.cfg file was used to control the simulation mode.  The setting smost 
often used were mode = amr, speed = 8, and analog = 0.  Speed is a value from 1 to 8 
signifying speed of simulation versus accuracy.  8 is the fastest but least accurate. For 
digital design 8 is within tolerances.  Analog is used to signify the accuracy of analog 
simulation.  Because this was a digital design, analog was set to 0.  Even with analog = 0, 
the Spice analog simulation was faster than the Digital Fast simulation.  
To facilitate simulation, vector files were created as stimulus to the circuit.  A 
general template was used to define the ports of the vector file, and then a Python® script 
would add the lists of binary inputs to complete the file.  Appendix C contains the header 
file and an example Python script.  The Python script was designed to create a vector file 
similar to the waveform file used in Quartus, but that became impractical.  The vector 
files used in the simulations were much shorter. 
To setup the simulation a test bench was used in conjunction with a config view.  
The config view allowed for the declaration of what view of an instance to use in 
simulation.  For instance, when simulating the schematic all that had to be done was to 
change the pointer to schematic, and the same was true for the extracted view.  Below is a 
figure of the test bench. 
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Figure 2: Test Bench for IntelTimer 
Each timer/counter mode was tested in schematic simulation.  All modes 
performed well. Only one error was detected. 
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4.3.3 Simulation of Control Circuitry 
 
Figure 3: Results of Simulation of Timer Controls 
These results confirmed the operation of the control bits.  Though only Timer 0 is 
shown, results for Timer 1 were the same.  The control bits operation was outlined in 
Section 2.2.1.  At initialization this timer was set to follow the signal from Tpin<0>, so 
CLK0 is equal to Tpin<0>.  Therefore, TL0<0> toggles at every rising edge of Tpin<0>.  
In the test vector file, Tpin<n> and osc were all toggled every 5 ns, giving them an 
overall frequency of 100MHz.  The first event in the simulation is that TMOD<3>, also 
called GATE0, rises allowing a low signal from nINTpin<0> to interrupt the timer. 
Shortly thereafter, that low signal occurs, stopping the timer.  When GATE0 falls back, 
counting resumes and nINTpin<0> is ignored.  The next event of importance is the 
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falling of TMOD<2>, C/~T0, which commands the timer to follow the internal timing, 
clk, which is one-twelfth of the oscillator frequency (not shown).  clk is much slower 
than Tpin<0> and therefore results in TL0<0> counting much slower.  Lastly, the control 
bit TR0 falls stopping the timer.  These results show the successful operation of the 
control bits for Timer 0. 
4.3.4 Simulation of Mode 0 
 
Figure 4: Results of Mode 0 Simulation 
The important aspect of these results to notice is that when TL0<4> rolls over, 
TH0<0> changes.  This confirms that the timer is working as a 13-bit register, ignoring 
TL0<5:7>. 
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4.3.5 Simulation of Mode 1 
 
Figure 5: Results of Mode 1 Simulation 
The important result of this simulation is similar to the last, except now that 
TH1<0> changes when TL1<7> rolls over.  The register is now utilizing all 16 bits as it 
should in Mode 1. 
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4.3.6 Simulation of Mode 2 
 
Figure 6: Results of Mode 2 Simulation 
Results from this simulation, show that when TL0<7> rolls over that both TF0 
goes high and TL0 takes the value of TH0.  The only bits that were set on TH0 were 0 
and 1, so almost all of TL0 clears after roll over. This simulation shows correct 
functionality. 
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4.3.7 Simulation of Mode 3 
 
Figure 7: Results of Mode 3 Simulation 
Important results of this simulation are shown when TMOD<1> and TMOD<5> 
transition to 1’s.  At this point the timer left leaving mode 1 and entered mode 3.  Notice 
that TL1<0>, the least significant bit of Timer 1, stopped counting.  Also, TH0<0> began 
counting with CLK1.  As designed, the control clock signal for Timer 1 started 
controlling the upper register of Timer 0.  CLK1 slowed because in mode 3, it comes 
from clk which is the internal timing signal.  These results also show the successful 
operation of the flag TF0. It went high when TL0 rolled over, shown by the falling of 
TL0<7> in the figure.  Unfortunately, TF1 falsely signaled at the mode change.  This was 
the only error found when simulating the circuit. 
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4.3.8 Simulation of Interrupt 
 
Figure 8: Simulation of Timer Interrupt 
For this simulation a DC analysis was used that assumed all undeclared outputs to 
be 1’s.  The advantage of this was that it allowed the rollover of the registers to be 
observed without simulating 216 increments.  On the first rising edge of Tpin<n>, the 
timer registers rollover to 0’s, and the timer flags, TFn, rise accordingly (Mode 1). 
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4.4 PRIntelTimer.gds2 
SynthIntelTimer.v was put through place and route in Cadence Silicon Ensemble.  
After importing the correct files, the floorplan was initialized.  
 
Figure 9: Silicon Ensemble Floorplan Settings 
The shown settings were used.  To ensure proper space for each cell, only 70% of 
each row was used.  After initializing the floorplan, the I/O’s were placed with default 
settings.  The cells were then positioned around the rows with options of “Timing Driven 
Placement” and “Generate Congestion Map” used.  Next power and ground rings were 
created around the layout as shown: 
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Figure 10: Silicon Ensemble Create Power Ring Settings 
After giving the command to connect the rings, WRoute was used to finish wiring of the 
entire layout.  The settings used were the default.  
 
Figure 11: Silicon Ensemble WRoute Settings 
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When the route was successful, the layout was verified for connectivity and geometry. 
The final layout is shown below:
 
Figure 12: Silicon Ensemble Final Layout 
 Lastly, the design was exported as a gds2 file for use in Virtuoso.  The map file 
AMgds2.map was used to give layer declarations to SE.  Silicon Ensemble adequetly 
performed place and route on the synthesized Verilog code and exported 
PRIntelTimer.gds2. 
4.5 IntelTimer Layout Import, Checks, and Simulation 
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Cadence Virtuoso tools were used to finish the final verification of the design 
including importing the gds2, running DRC and LVS, and simulating the layout extracted 
view. 
4.5.1 PRIntelTimer.gds2 Import 
To import the gds2 file, the IBM_PDK menu was used.  It houses a tool 
“GDS2/GL1 Translation”. 
 
Figure 13: Cadence Virtuoso GDS2 Import Settings 
“Library Name” specified the library the layout would be imported into.  That 
library needed to contain the library of cells that were used in the place and route, 
rfd_5am.  A copy of rfd_5am was created under the name of TimerLayout.  “Top Cell 
Name” specifies the highest hierarchical block in the design and the name the imported 
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layout would be given.  “GDS2 Name” pointed to the gds2 file.  All else was default 
because this conduit is already setup for SiGe5am process. 
4.5.2 IntelTimer Layout Checks 
Layout checks, DRC and LVS, were completed using the default IBM_PDK 
Assura settings. When running DRC many errors initially occurred.  The first set of errors 
involved the spacing of ns (N select), nw (N well), and bp (Block pfet) because Silicon 
Ensemble has placed the cells close but not abutting.  The solution was to manually add 
in strips of each layer to every row.  Below is the strips of N well that had to be added; 
the other layers were similar. 
 
Figure 14: N Well Strips Added to Eliminate DRC Errors 
The other set of errors involved instances of contact metal and active.  Specifically, when 
MCBAR overlapped CA by .1µm an error was thrown.  Curiously, the error cited that it 
being equal to .1µm was acceptable as seen below: 
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Figure 15: MCBAR Overlap CA DRC Error 
As is clearly shown by the rulers, this error should not have been occurring, however its 
underlying cause was never found.  Even more curious was that this error was imbedded 
in the rfd_5am library cells.  To resolve this error, MCBAR that overlapped CA like the 
picture was extended to .125µm past CA in all utilized library cells.  This method 
successfully repaired the error.  When importing a gds2 file into this library, a warning of 
lost accuracy was given after the fix, but no other consequences were found.  At this 
point the design passed DRC. 
Afterwards, LVS comparison was attempted versus the imported 
SynthIntelTimerWVddVss.v.  The first problem encountered was that the automatic 
naming for the schematic and layout differed.  As an example in the schematic the bus 
wire, TL0[0], was renamed to TL0<0>, while through the layout the busses were broken 
up and remained TL0[0].  This issue was resolved using the Python script 
AddPortsLayout.py seen in Appendix D.  This file converted the “[n]” in the gds2 file to 
“<n>”.  Another error that occurred was mentioned earlier in Section 4.3.1.  The last error 
occurred when trying to compare the vcc net of the layout with the vcc and subd nets of 
the schematic.  Silicon Ensemble recognized that they needed to be connected and did so 
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at the layout power ring, while in the schematic, the nets were not connected until they 
reached each instance.  To resolve this discrepancy, SynthIntelTimerWVddVss.v was 
further edited to only have a vss port that connected to subd in the highest hierarchical 
block.  With these fixes in place, LVS was confirmed.  The final layout is shown below.
 
Figure 16: Final IntelTimer Layout 
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4.5.3 IntelTimer Layout Simulation 
The simulation results for layout were extremely similar to those in schematic and 
therefore will not be covered in detail.  The test bench was pointed to the extracted view 
of IntelTimer by editing the config view. 
 
Figure 17: Results of Simulation of Timer Controls 
These results confirmed the operation of the control bits in the layout.  The 
control bits operation was outlined in Section 2.2.1. 
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Figure 18: Results of Mode 0 Simulation 
Important to notice in this picture is that when TL1<4> rolls over, TH1<0> 
changes.  This confirms that the timer is working as a 13-bit register, ignoring TL1<5:7>. 
 
Figure 19: Results of Mode 1 Simulation 
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The important result of this simulation is similar to the last, except now that 
TH0<0> changes when TL0<7> rolls over.  The register is now utilizing all 16 bits.   
 
Figure 20: Results of Mode 2 Simulation 
Results from this layout simulation, show that when TL1<7> rolls over that both 
TF1 goes high and TL1 takes the value of TH1. 
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Figure 21: Results of Mode 3 Simulation 
Important results of this simulation were shown when TMOD<1> and TMOD<5> 
transition to 1’s.  At this point the timer entered mode 3, and TL1<0> stopped counting.  
Also, TH0<0> began counting with CLK1.  These layout results also show the successful 
operation of the flag TF0. It went high when TL0 rolled over, shown by the falling of 
TL0<7> in the figure.  Unfortunately, TF1 again falsely signaled at the mode change.  
This was the only error simulated in the circuit. 
Unfortunately, the simulation done showing the functionality of TFn in the 
schematic was not applicable to the layout.  This points out one weakness of the design: a 
value cannot be written to the timer.  Because this is a standalone timer, that functionality 
was deemed unnecessary, but it would have made simulation much more comprehensive. 
Overall, the simulation of the layout was very similar to that of the schematic and 
showed functionality at a counting frequency of 100MHz in all modes. 
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5.  CONCLUSIONS 
5.1 Summary 
A timer module for an 8051 microcontroller was designed using Verilog HDL.  
The timer was functionally simulated in Quartus II and synthesized in Design Compiler.  
It was then imported into Cadence as a transistor-level and successfully simulated.  Next, 
it went through place and route and was exported to Cadence as a layout.  Lastly, it was 
verified by checks and simulation in Cadence. 
The design of the timer module was an overall positive.  Some problems were 
identified, such as the inability to write to the registers and the glitch of TF1 when 
changing modes.  On the other hand, functionality of each mode was proven almost 
completely successful at 100MHz. 
5.2 Future Work 
This project has opportunities for future work.  Initially, some minor bugs and 
glitches need to be worked out.  Later, the timer can be adjusted with tri-state buffers to 
make it able to be placed into a synchronous microcontroller system.  Lastly, it can be 
fitted to present asynchronous designs using wrappers.  There are some major 
opportunities for further equipping this design to be used. 
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A. INTELTIMER.V 
//Timer circuit based on Intel Microcontroller design 
/*integer TF1 = TCON[7]; 
integer TR1 = TCON[6]; 
integer TF0 = TCON[5]; 
integer TR0 = TCON[4]; 
integer IE1 = TCON[3]; 
integer IT1 = TCON[2]; 
integer IE0 = TCON[1]; 
integer IT0 = TCON[0]; 
integer GATE1 = TMOD[7]; 
integer C_nT1 = TMOD[6]; 
integer M11 = TMOD [5]; 
integer M01 = TMOD [4]; 
integer GATE0 = TMOD [3]; 
integer C_nT0 = TMOD [2]; 
integer M10 = TMOD [1]; 
integer M00 = TMOD [0]; 
integer T1 = Tpin[1]; 
integer T0 = Tpin[0]; 
integer nINT1 = nINTpin[1]; 
integer nINT0 = nINTpin[0];*/ 
 
module IntelTimer (osc, TMOD, nINTpin, Tpin, TL1, TH1, TL0, TH0, clk, CLK0, CLK1, TF1, TF0, IE1, 
IE0, TR1, TR0, IT1, IT0); 
 
input  osc; 
input  [1:0] Tpin, nINTpin; 
 
input  [7:0] TMOD; 
output TF1, TF0, IE1, IE0; 
input TR1, TR0, IT1, IT0; 
 
output [7:0] TL1 , TH1, TL0 , TH0; 
output  clk, CLK0, CLK1; 
 
wire CLK0; 
wire CLK1; 
wire clk; 
wire OvFl11, OvFl10; 
 
Clkdivr CD (osc, clk); 
 
Control0 C0 (clk, Tpin[0] /*T0*/, /*TCON[4]*/ TR0, TMOD[3] /*GATE0*/, TMOD[2] /*C_nT0*/, 
nINTpin[0] /*nINT0*/, CLK0); 
Control1 C1 (clk, Tpin[1] /*T1*/, /*TCON[6]*/ TR1, TMOD[7] /*GATE1*/, TMOD[6] /*C_nT1*/, 
nINTpin[1] /*nINT1*/, TMOD[5] /*M11*/, TMOD[4] /*M01*/, CLK1); 
 
Register1 Reg1 (CLK1, OvFl11, TMOD[5] /*M11*/, TMOD[4] /*M01*/, TL1, TH1); 
 
Register0 Reg0 (CLK0, CLK1, OvFl10, /*TCON[5]*/ TF0, TMOD[1] /*M10*/, TMOD[0] /*M00*/, TL0, 
TH0); 
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Timer1Int Int (TMOD[0] /*M00*/, TMOD[1] /*M10*/, OvFl11, OvFl10, /*TCON[7]*/ TF1); 
 
ExtInterrupt ExInt0 (nINTpin[0] /*nINT0*/, /*TCON[0]*/ IT0, /*TCON[1]*/ IE0); 
ExtInterrupt ExInt1 (nINTpin[1] /*nINT0*/, /*TCON[2]*/ IT1, /*TCON[3]*/ IE1); 
 
endmodule 
 
module Clkdivr (inclk, outclk); 
  input inclk; 
  output outclk; 
  reg outclk; 
    
  reg [2:0]cnt; 
 
  always @ (posedge inclk) 
      if (cnt == 0) 
        begin 
        outclk <= ~ outclk; 
        cnt <= 5; 
        end 
      else 
          cnt <= cnt - 3'b001; 
endmodule 
 
module Control0 (clk, T0, TR0, GATE0, C_nT0, nINT0, CLK0); 
 
input clk, T0, TR0, GATE0, C_nT0, nINT0; 
output CLK0; 
 
reg CLK0; 
 
or (n1, ~GATE0, nINT0); 
and (n2, n1, TR0); 
 
always @(clk or T0 or n2 or C_nT0) 
 begin  
 if (n2 == 0) 
  CLK0 <= 0; 
 else if (C_nT0 == 1) 
  CLK0 <= T0; 
 else 
  CLK0 <= clk; 
 end 
 
endmodule 
 
module Control1 (clk, T1, TR1, GATE1, C_nT1, nINT1, M11, M01, CLK1); 
 
input clk, T1, TR1, GATE1, C_nT1, nINT1, M11, M01; 
output CLK1; 
 
reg CLK1; 
 
or (n1, ~GATE1, nINT1); 
and (n2, n1, TR1); 
and (m, M01, M11); 
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always @(clk or T1 or n2 or C_nT1 or TR1 or m) 
 begin 
 if (m == 1) 
  if (TR1 == 1) 
   CLK1 <= clk; 
  else 
   CLK1 <= 0; 
 else if (n2 == 0) 
  CLK1 <= 0; 
 else if (C_nT1 == 1) 
  CLK1 <= T1; 
 else 
  CLK1 <= clk; 
 end 
 
endmodule 
 
module Register1 (CLK1, TF1, M11, M01, TL1, TH1); 
 
input  CLK1, M11, M01; 
output TF1; 
output  [7:0] TL1 , TH1; 
 
reg  [7:0] TH1; 
reg  [7:0] TL1; 
reg  TF1; 
 
initial begin 
 TH1 = 0; 
 TL1 = 0; 
 TF1 = 0; 
 end 
 
always @ (posedge CLK1) 
 begin 
 if (TF1) 
  TF1 = 0; 
  case( {M11, M01} ) 
   2'b00: begin 
    if (TL1 >= 31) 
     begin 
     if (TH1 == 255) 
      begin 
      TF1 = 1; 
      end 
     else 
      begin 
      TF1 = TF1; 
      end 
     TH1 = TH1 + 8'b00000001; 
     TL1 = 8'b00000000; 
     end 
    else 
     TL1 = TL1 + 8'b00000001; 
   end 
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   2'b01: begin 
    if (TL1 == 255) 
     begin 
     if (TH1 == 255) 
      begin 
      TF1 = 1; 
      end 
     else 
      begin 
      TF1 = TF1; 
      end 
     TH1 = TH1 + 8'b00000001; 
     end 
    TL1 = TL1 + 8'b00000001; 
   end 
   2'b10: begin 
    if (TL1 == 255) 
     begin 
     TL1 = TH1; 
     TF1 = 1; 
     end 
    else 
     begin 
     TF1 = TF1; 
     TL1 = TL1 + 8'b00000001; 
     end 
   end 
   default: ; 
  endcase 
 end 
endmodule 
 
module Register0 (CLK0, CLK1, TF1, TF0, M10, M00, TL0, TH0); 
 
input  CLK0, CLK1, M10, M00; 
output TF1, TF0; 
output  [7:0] TL0 , TH0; 
 
reg  [7:0] TH0; 
reg  [7:0] TL0; 
reg  TF1, TF0; 
reg  CLKH; 
 
initial begin 
 TH0 = 0; 
 TL0 = 0; 
 TF0 = 0; 
 end 
 
and (m0, M10, M00);  
  
always @(m0 or CLK1 or CLK0) 
begin 
 if (m0) 
  CLKH = CLK1; 
 else 
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  CLKH = CLK0; 
end 
 
always @(posedge CLK0) 
begin 
 if (TF0 == 1) 
  TF0 = 0; 
case( {M10, M00} ) 
   2'b00: begin 
    if (TL0 >= 31) 
     begin 
     TL0 = 8'b00000000; 
     if (TH0 == 255) 
      begin 
      TF0 = 1; 
      end 
     end 
    else 
     begin 
     TL0 = TL0 + 8'b00000001; 
     end 
   end 
   2'b01: begin 
    if (TL0 == 255) 
     begin 
     if (TH0 == 255) 
      begin 
      TF0 = 1; 
      end 
     end 
     TL0 = TL0 + 8'b00000001; 
   end 
   2'b10: begin 
    if (TL0 == 255) 
     begin 
     TL0 = TH0; 
     TF0 = 1; 
     end 
    else 
     begin 
     TL0 = TL0 + 8'b00000001; 
     end 
   end 
   2'b11: begin 
    if (TL0 == 255) 
     begin 
     TF0 = 1; 
     end 
    TL0 = TL0 + 8'b00000001; 
    end 
 default: ; 
endcase 
end 
 
always @(posedge CLKH) 
begin 
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case( {M10, M00} )    
   2'b00: begin 
    if (TL0 >= 31) 
     begin 
     TH0 = TH0 + 8'b00000001; 
     end 
    else 
     TH0 = TH0; 
   end 
   2'b01: begin 
    if (TL0 == 255) 
     begin 
     TH0 = TH0 + 8'b00000001; 
     end 
    else 
     begin 
     TH0 = TH0; 
     end 
   end 
   2'b11: begin 
    if (TF1) 
     TF1 = 0; 
     if (TH0 == 255) 
      begin 
      TF1 = 1; 
      end 
     else 
      begin 
      TF1 = TF1; 
      end 
     TH0 = TH0 + 8'b00000001; 
    end 
   default: ; 
endcase 
end 
endmodule 
 
module Timer1Int (M00, M10, OvFl11, OvFl10, TF1); 
 
input M00, M10, OvFl11, OvFl10; 
 
output TF1; 
 
reg TF1; 
 
and (m0, M10, M00);  
 
always @ (OvFl11 or OvFl10 or m0) 
 begin 
  if (m0) 
   TF1 = OvFl10; 
  else 
   TF1 = OvFl11; 
 end 
endmodule 
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module ExtInterrupt (nINTpin, IT, IE); 
 
input nINTpin, IT; 
output IE; 
 
reg PreInt[1:0]; 
reg IE; 
 
not (nnINTpin, nINTpin); 
 
always @ (nINTpin) 
begin 
 if (~nINTpin) 
  PreInt[0] = 1; 
 else 
  PreInt[0] = 0; 
end 
 
always @ (negedge nINTpin or negedge nnINTpin) 
begin 
 if (~nINTpin) 
  PreInt[1] = 1; 
 else if (~nnINTpin) 
  PreInt[1] = 0; 
 else 
  PreInt[1] = PreInt[1];   
end 
 
always @ (PreInt[0] or PreInt[1] or IT) 
begin 
 if (IT) 
  IE = PreInt[1]; 
 else 
  IE = PreInt[0]; 
end 
endmodule  
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B. EXHAUSTIVE FUNCTIONAL SIMULATION 
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C. VECTOR FILE GENERATION 
#CreateVector.py by Troy England 
#editted from testing.py  
#originally by Matthew Barlow 
rd = [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0] 
time = 0 
time_increment = 1 
cons_string = " 1 0 " 
#rd[0] = 0 
#rd[1] = 0 
#rd[2] = 0 
#rd[3] = 0 
#rd[4] = 0 
#rd[5] = 1 
#rd[6] = 1 
#rd[7] = 1 
#rd[8] = 1 
#rd[9] = 1 
#rd[10] = 1 
#rd[11] = 1  
#rd[12] = 1 
#rd[13] = 0 
#rd[14] = 0 
#rd[15] = 0 
#rd[16] = 0 
 
for m in range(600000):   #generate a list of 600000 
 if(time == 20480): 
  rd[3], rd[4] = 1, 1 
 elif(time == 25600): 
  rd[5], rd[6] = 0, 0 
 elif(time == 30720): 
  rd[3], rd[4] = 0, 0 
 elif(time == 35840): 
  rd[5], rd[6] = 1, 1 
 elif(time == 71680): 
  rd[7], rd[8] = 0, 0 
 elif(time == 76800): 
  rd[7], rd[8] = 1, 1 
 elif(time == 107520): 
  rd[9], rd[10] = 0, 0 
 elif(time == 112640): 
  rd[9], rd[10] = 1, 1 
 elif(time == 150000): 
  rd[11], rd[12] = 0, 0 
  rd[13], rd[14] = 1, 1 
 elif(time == 184320): 
  rd[3], rd[4] = 1, 1 
 elif(time == 194560): 
  rd[5], rd[6] = 0, 0 
 elif(time == 204800): 
  rd[3], rd[4] = 0, 0 
 elif(time == 215040): 
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  rd[5], rd[6] = 1, 1 
 elif(time == 235520): 
  rd[7], rd[8] = 0, 0 
 elif(time == 256000): 
  rd[7], rd[8] = 1, 1 
 elif(time == 266240): 
  rd[9], rd[10] = 0, 0 
 elif(time == 276480): 
  rd[9], rd[10] = 1, 1 
 elif(time == 300000): 
  rd[11], rd[12] = 1, 1 
  rd[15], rd[16] = 1, 1 
 elif(time == 307200): 
  rd[3], rd[4] = 1, 1 
 elif(time == 317440): 
  rd[5], rd[6] = 0, 0 
 elif(time == 327680): 
  rd[3], rd[4] = 0, 0 
 elif(time == 337920): 
  rd[5], rd[6] = 1, 1 
 elif(time == 348160): 
  rd[7], rd[8] = 0, 0 
 elif(time == 368640): 
  rd[7], rd[8] = 1, 1 
 elif(time == 409600): 
  rd[9], rd[10] = 0, 0 
 elif(time == 419840): 
  rd[9], rd[10] = 1, 1 
 elif(time == 450000): 
  rd[11], rd[12] = 0, 0 
  rd[13], rd[14] = 0, 0 
 elif(time == 471040): 
  rd[3], rd[4] = 1, 1 
 elif(time == 481280): 
  rd[5], rd[6] = 0, 0 
 elif(time == 491520): 
  rd[3], rd[4] = 0, 0 
 elif(time == 501760): 
  rd[5], rd[6] = 1, 1 
  rd[7], rd[8] = 0, 0 
 elif(time == 522240): 
  rd[7], rd[8] = 1, 1 
 elif(time == 552960): 
  rd[9], rd[10] = 0, 0 
 elif(time == 563200): 
  rd[9], rd[10] = 1, 1 
  
 print time, 
 time = time + time_increment 
 print cons_string, 
 for n in range(17): 
  print rd[n], 
 print 
 for y in range(3): 
  rd[y] = (rd[y]+1) % 2 
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;Test bench vector template designed for IntelTimer 
;radix specifies the number of bits of the vector. 
radix 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
;io defines the vector as an input or output vector 
io i i i i i i i i i i i i i i i i i i i 
;vname assigns the name to the vector 
vname vdd vss osc Tpin_0 Tpin_1 TMOD_3 TMOD_7 nINTpin_0 nINTpin_1 TMOD_2 TMOD_6 TR0 
TR1 TMOD_0 TMOD_4 TMOD_1 TMOD_5 IT0 IT1 
;tunit sets the time unit 
tunit ns 
;trise specifies the rise time of each input vector. 
trise 1 
;tfall specifies the fall time of each input vector. 
tfall 1 
;vih specifies the logic low voltage of each input vector 
vil 0.0 
;voh specifies the logic high voltage of each output vector 
voh 2.2 
;vol specifies the logic low voltage of each output vector 
vol 0.5 
;time  
;vdd vss osc Tpin<0> Tpin<1> TMOD<3> TMOD<7> nINTpin<0> nINTpin<1> TMOD<2> TMOD<6> 
TR0 TR1 TMOD<0> TMOD<4> TMOD<1> TMOD<5> IT0 IT1 
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D. ADDPORTSLAYOUT.PY 
#AddPortsLayout.py by Brent Hollosi 
def AddPorts(VerIn, VerOut): 
        import re 
 count=0 
 add = 0 
 Fin = open(VerIn, 'r') 
 Fout= open(VerOut, 'w') 
 FirstInput=False 
 InModule=False 
 while 1: 
  i,l,p,add=0,0,0,0 
    
  line = Fin.readline() 
  if not line: 
   break 
  l=len(line) 
  while p < l: 
   if(p<l-3): 
    if(line[p]=='[' and line[p+2]==']'): 
     line = 
line[:p]+"<"+line[p+1]+">"+line[p+3:] 
   if(p<l-4): 
    if(line[p]=='[' and line[p+3]==']'): 
     line = 
line[:p]+"<"+line[p+1]+line[p+2]+">"+line[p+4:] 
   p=p+1 
  Fout.write(line) 
 Fin.close() 
 Fout.close() 
    
 
a=raw_input("Input File: ") 
b=raw_input("Outpt File: ") 
AddPorts(a, b)
  
 
